Abstract: Hybrid controllers are capable of improved performance over their linear counterparts. In particular, reset controllers like the PI+CI are capable of fast flat response for lag dominant plants. Grid connected power converters especially interfacing energy storage systems to grids are required to have fast response to varying load demands to ensure minimum variation in grid parameters. Application of PI+CI controllers in such systems can improve their performance. In this work the improvement brought about by use of PI+CI controller employed for energy storage system power converters is highlighted by comparing it with PI controller based system under load variations. A DC microgrid with Fuel cellsupercapacitor based storage elements are considered here. The design criteria and simulation results are presented here.
INTRODUCTION
Reset controllers belong to the group of hybrid controllers. Since the introduction of reset controllers through the Clegg Integrator (CI) in, Clegg (1958) many works have been done in this field. The CI is an integrator which resets to zero when input is zero. These reset actions improve closed-loop performance, by eliminating or significantly reducing output overshoot while reference tracking. Different type of reset controllers like First order reset element (FORE) was studied extensively in the works of Krishnan and Horowitz (1974) ; Horowitz and Rosenbaum (1975) ; Zaccarian et al. (2005) ; Nesic et al. (2011) and PI+CI controllers in Baños and Barreiro (2009) ; Baños and Vidal (2012) ; Baños and Davó (2014) . Reset controllers provide the advantage that they are capable of performance levels which are impossible to obtain by linear control, and this is achieved simply by introducing reset actions at some specific instants (typically when the error signal is zero, but there are other possibilities), Baños and Vidal (2012) .
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makes PI+CI controller an interesting choice for a variety of applications as explored in Villaverde et al. (2011 ), Vidal et al. (2008 , Heertjes et al. (2016) , Baños and Davó (2014) .
The ability of the PI+CI systems to generate a fast flat response, for lag dominant plants and ideally for first order plants, is an interesting property which can be exploited in grid connected systems. Nowadays, with increased penetration of Renewable energy sources (RES) there are increasing changes in modern grids in the way power is being delivered. There is an increased deployment of power electronic converter in modern grids since it is necessary to employ these converters as interfacing systems for the grid connection of RES, Bory Prevez et al. (2018) . In order to combat the non dispatchable nature of RES there is also an increased deployment of Energy Storage Systems (ESS) in present grids. These ESS stores surplus energy from RES and gives it back to the grid when there is deficiency in energy generation, Denholm et al. (2010) . This ensures the stability of the grid and improves the penetration of RES. The grid connection of ESS also requires interfacing power converters. These converters provide controllability of the power flow between these sources and grid. These grid connected systems are required to respond fast to load changes in order to ensure that the grid parameters like voltage, frequency (AC grid) remain within the prescribed limits. This requires that the converters interfacing these sources have controllers capable of fast response.
Currently most of these converters employ PI control tuned such that they meet grid codes. A fast response with PI control will necessarily result in overshoot which can be observed in the grid voltage, frequency profiles. Therefore these controllers can be further improved by ensuring a flat response so that the voltage profiles in the grid has minimal effect. Flat response from converters have been achieved with higher order Ashok et al. (2014) ; Ramanarayanan (1986) and with differential flatness theory based controllers as mentioned in Thounthong et al. (2014) . Although these controllers can result in flat response they tend to be complex. The PI+CI controller may be a sound alternative since it can ensure flat response while keeping the controller design easier through simple analytical equation and easy implementation.
In this work the application of a PI+CI controller in power converter connecting ESS to DC microgrid is considered for an interconnected system formed by a hybrid ESS system comprised of Fuel cell(FC) and Supercapacitor(SC). The main objective is to identify the improvement in grid voltage profile under varying load condition that can be brought about by this controller. To this extent two systems, one designed with PI controller and another with PI+CI controller will be simulated and their results will be compared. The modelling of the RES, ESS is not considered in detail as it is not the main focus of this work. This work emphasizes the application part in grid connected systems of simple reset controllers. A detailed and more theoretical analysis of stability and robustness, based on Baños et al. (2016) ; Baños and Davó (2014) will be performed elsewhere.
The rest of the paper is structured as follows. Section 2 presents preliminaries where the PI+CI controller model and system equations are presented. Section 3 presents the control architecture employed for the system. The converter models and controller design procedure for the same is also explained here. Finally simulation results and conclusions are provided in Section 4 and 5 respectively.
PRELIMINARIES

PI+CI reset control system
The schematic representation of a PI+CI reset controller is shown in Fig.1 . k p and k i represents the gains of PI controller to which CI is connected in parallel. The highlighted region is the CI part. The reset law indicates the condition at which the CI resets its output. The term ρ r is the reset ratio which indicates the percentage of the integral action that gets reset. The PI+CI controller is represented mathematically using the impulsive dynamic equations, Baños and Vidal (2012) . The reset controller can be classified into two depending on the nature of ρ r , as a constant or variable reset ratio controllers. The variable reset ratio controllers are capable of a flat response on fist order system compared to a constant reset ratio controller and is considered in this work, Baños and Davó (2014) . The variable reset ratio controller is expressed in the impulsive differential form as
(1) The matrices A r , B r , C r , D r and A ρ are
T are the states of the controller, x r (t + ) = x r (t + ε) with ε −→ 0 + , e(t) is the error of the system and P(x r (t), e(t)) is the variable reset ratio function defined as
. The reset law in the above case is the zero error instance which will reset the CI output.
The Fig.2 shows a plant controlled by the reset controller R. In the case of plant P defined by a first order system
subjected to an exogenous input w 1 represented by a step signal of initial value w 10 the variable reset ratio to ensure a fast flat response is given according to, Baños and Davó (2014) as
where x i (t k ) is the integrator value at the instant of reset. The value of ρ r in (3) though appears varying, in the actual implementation takes a constant form. This is because after the first reset instant the system reaches the steady state and the value of x i (t k ) = x i (t k+1 ) making ρ r a constant.
Energy storage systems
Energy storage systems (ESS) are becoming an integral part of modern grids with increased penetration of renewable energy sources (RES) mainly to combat the stochastic and pulsating nature of the output power form these sources. The ESS ensure energy balance by acting as a spinning reserve, provides smoothing function at the output of RES and ensures that the grid parameters remain within the prescribed limits, Denholm et al. (2010) , Ma and Cheung (2016) . In the grid connected scenario the ESS need to cater sudden changes in load demand and prolonged period of energy imbalance. This requires that the ESS should meet both fast dynamics and slow variations. As no single ESS can cater to such demands without being oversized hybrid storages systems comprising of different ESS is considered as solution for grid connected applications, Schaltz et al. (2009) . The selection of ESS in grid connected application is based on the power and energy density characteristics of the same. The ESS with high power density capability, i.e The ESS with high energy density, i.e capable of supplying energy for a longer time period, are pumped hydro storage, compressed air storage, fuel cells, batteries etc. These ESS when subjected to sudden power changes can be degraded affecting the life-time of the same, Chen et al. (2009) . Therefore in grid connected applications it is essential to have a hybrid ESS comprising of elements from both the above mentioned groups to meet the different load scenarios in the grid. In this example a hybrid ESS system formed by FC and SC connected to a DC-microgrid is considered.
CONTROL ARCHITECTURE AND CONTROLLER DESIGN FOR AN ESS BASED DC-MICROGRID
The schematic of the ESS connection to DC microgrid is as shown in Fig.3 . As discussed before the objective here is to analyse the performance of the interconnected system when the PI controller is replaced with the PI+CI controller. A simple rule for the power splitting is considered here under the assumption that load profile is known a priori. The FC converter will be provided with the load profile in the form of current reference (i r load ) as shown in Fig.3 . The FC controller is designed slower than that of the SC controller so that the FC does not meet the sudden load changes instantaneously but slowly ramp up and meet the reference value. The SC controller is designed using a multi-loop architecture. The outer loop is a voltage control loop which is tasked with maintaining the grid voltage (V bus ) at the nominal value thus regulating the DC bus voltage. The inner loop is the current loop which works on the reference from outer loop such that sufficient current is injected into the grid to ensure the grid voltage remain within prescribed range. Employing such a control architecture for the SC ensures that when the demanded load level changes the voltage difference created by the load imbalance as the FC ramps up in power will activate the SC outer loop causing the SC to supply the deficient power. Through this, sudden changes in load requirement will be met by the SC and larger imbalances by FC.
FC converter modelling and controller design
The FC converter as shown in Fig.4 is a DC-DC boost converter. Since the main objective here is to highlight the proposed improvement in performance achieved by the reset controllers a detailed modelling of the FC is not done and is simply realised as a voltage source v f c . The system modelling is done considering the average voltage across the power electronic switch (IGBT in this case) v cf c = d 1 v bus where d 1 = 1 − d 1 with d 1 , the duty ratio of the gate signals for the FC side. This ensures that the high frequency switching ripples are neglected in the modelling. The FC converter model is derived using the framework employed in Erickson (2002) and is obtained as (4) A variable change is proposed for (4) as shown below
This variable change ensures limiting of inrush currents at the start of converter. The resulting model is given by (5).
The converter model presented by (5) is a third order system. In order to ensure the flat response PI+CI controller requires a first order system of the form (2). Therefore a reduction of this third order system is proposed so that the effective system seen by the controller is first order. This done by introducing a filter (F) as shown in Fig.3 in FC current loop. The converter transfer function for the component values shown in Fig.4 is given by
A filter F(s) is then designed to cancel the complex conjugate zeros and poles of G1(s) as shown by
such that the controller sees a effective first order system P red given by are calculated to be 0.03316 and 19.39 respectively for a settling time of 0.055s and overshoot of 28% which will be flattened out by the reset control. The value of ρ r is then calculated using (3) and obtained as 0.4889.
SC converter modelling and controller design
The Fig.5 shows the bi-directional DC-DC converter for interfacing SC to DC grid. The gate signals for IGBTs S 1 and S 2 are always complementary to ensure that the output voltage is not shorted by the converter leg. The modelling of SC converter is done considering the average voltage across S 2 as V csc and neglecting the higher order switching ripples just like the FC converter. The resulting model is given by
As is the case with FC converter a variable change is proposed as given by
The resulting model of the SC converter is therefore,
The SC converter presents a first order system and as such the controller design is straightforward. The k 
Voltage regulation loop design
The voltage regulating loop forms the outer loop in the SC control as mentioned before. This loop will be designed with slower dynamics compared to the inner SC current loop. The voltage regulating loop is tasked with maintaining the bus voltage (v bus ) at nominal value (80 V in this case) under load variations. Therefore the controller for this loop is mainly meant to function as a disturbance rejecting controller. The voltage control loop is shown in Fig.3 . The inner SC current loop is designed to be very fast compared to voltage loop Fig.3 . Therefore, the plant for this loop is effectively an integrator. The design procedure for the PI+CI reset control for this voltage loop is done differently compared to the current loops since the major function here is disturbance rejection. As with the case of step tracking the disturbance rejection response is not flat with the PI+CI controller. Nevertheless the controller is still capable of better performance over the PI controller as shown in Baños and Vidal (2012) ; Baños and Davó (2014 are calculated considering the controller as standard PI without reset. They are designed to have a settling time of 0.6 s for disturbance rejection. Since the proposed control loop presents a system with integrator in it, the ρ r value is chosen to be 1 as suggested in Baños and Vidal (2012) .
RESULTS AND DISCUSSION
The simulation results for the proposed controller will be presented here. The performance of PI+CI controller will be compared with that of the system controlled by the PI controller to highlight the improvement in performance achieved. The simulation was done with the average model of the whole system developed in MATLAB Simulink. The Fig.6 shows current drawn from the grid under varying load profile (top) and the comparison of the DC grid voltage profile under the load variation for a system employing a PI+CI controller and PI controller (bottom). It can be noticed from Fig.6 that when the load variation is introduced in both systems there is a deviation in grid voltage until the first instance of zero error (nominal value). After this the reset action introduced by the reset con- The Fig.7,8 represent the distribution of load current among the different ESS for system with PI and PI+CI controller respectively. The FC delivers major portion of the load current in both cases and the SC supplies the demanded load current when the FC ramps up in power. It can be seen from the comparison in Fig.7 and 8 that the overshoot in the current delivered by the FC and SC converters are avoided using the PI+CI controller. The flat response achieved by the reset controller is clearly visible in Fig.8 .
The Fig.9 and Fig 
CONCLUSION
The improvement in grid control performance obtained by the PI+CI controller is evident from the simulation results presented in this work. The performance achieved by the PI+CI reset controller is impossible with standard PI controller. Another major advantage with the PI+CI controller was that the design procedure is relatively simple and achieved with simple analytical equations as discussed above. Therefore additional complexities are not incurred in design and implementation of such converters. The main objective behind the formulation of this paper was to highlight the applicability of such reset controllers in grid connected system and improvement in performance that can be brought about by them. Grid connected systems are required to respond fast with minimum overshoot to maintain the system parameters within prescribed limits. To this extent this work has been able to highlight the improvement that can be brought about by reset controllers. The controllers where designed to respond as fast as possible and in comparison to PI controller has provided faster regulation and settling of the grid voltage under load variations, thereby proving the suitability of such controllers in grid connected application.
As for future work there is scope for more work in this area. The first step will be implementing this work into lab prototype and analysing the system performance under the influence of switching ripples introduced by the converters. More stress can be be given in future work on the deeper analysis of robustness and stability issues of such controller when applied to grid connected systems.
